A printed circuit board (PCB) grouping problem arising from the electronics industry is considered. Given a surface-mounting device with a number of component feeders and several types of PCBs to be produced, the problem is how to group the PCBs so that the total set-up time for component feeders is minimized. The problem is formulated as an integer-programming problem and a column generation approach is proposed to solve it. In this approach, the original problem is decomposed into a master problem and a column-generation subproblem. Starting with a few columns in the master problem, new columns are generated successively by solving the subproblem optimally. To solve the subproblem, a branch-and-cut approach is used. To solve the master problem, a branchand-bound algorithm is used with the generated columns. However, a branching strategy is also proposed that maintains consistency in the column-generation procedure after branching. Computational experiments show that the solution approach gives high-quality solutions in reasonable computing time.
Introduction
The electronics industry relies heavily on surface-mounting devices (SMDs) for the mounting of electronic components on the surface of printed circuit boards (PCBs) (Crama et al. 1990 ). The production rate of the PCBs depends on two factors: the time needed to assemble a PCB (Crama et al. 1990 , Yu et al. 1997 ) and the set-up time of component feeders when several types of PCBs are produced (Carmon et al. 1989 , Bhaskar and Narendran 1996 , Daskin et al. 1997 , Rajkumar et al. 1998 ). The present paper considers an optimization problem for the second case, which will be called the 'PCB grouping problem'.
Before describing the problem, we give a brief explanation of a typical PCB assembly process using SMD. The device usually consists of an X-Y robot with a head(s), a table on which a PCB is located and a number of lanes in which component feeders are located. The positions of the table and feeders are fixed. When a component is mounted on the PCB, the head picks a component from the feeder that supplies it, moves to the mounting location on the PCB and mounts it. This operation is repeated until all components are mounted on the PCB. Figure 1 shows an example of the SMD.
In the PCB assembly process, a typical assembly machine has the capability to mount a few thousand components per hour, while its set-up may take about an hour (Shtub and Maimon 1992) . Moreover, it is estimated that the set-up activity takes about 40% of the usable time of the machine (Randhawa et al. 1985) . If all the required components for assembling a PCB are not available on the feeders, a new set-up of components will be required. This may cause frequent hold ups in production. Thus, any reduction in set-up time will increase the machine use significantly and reduce the manufacturing lead time.
The problem considered here can be described as follows. There is a set of several types of PCBs to be produced on an SMD. The SMD has a limited number of lanes in which feeders are placed. The PCBs need to be divided into a few numbers of groups. For each group, the component feeders necessary to produce all PCBs in the group must be loaded into the machine simultaneously. After mounting the components for a PCB group, the component feeders are unloaded and the feeders necessary to produce the next group of PCBs are loaded into the machine. Then the production of the next group of PCBs begins. This process is repeated until all the PCBs are produced. Here, we are not concerned about the production volume of each type of PCB, only the types of component feeders needed to produce each type of PCB.
In real production, a PCB may be loaded into the SMD more than once to complete the mounting of all components. However, we focus on a restricted class of problems in which each PCB is loaded exactly once. In that case, all the component feeders required to produce a group of PCBs must be loaded on the machine before production begins. Thus, the problem can be defined as the one of determining the PCB groups with the objective of minimizing the total set-up cost of component feeders. Note that the total set-up cost (time) is the sum of set-up cost (time) of each component feeder.
Some details of the problem including assumptions are given as follows:
. Each type of PCB should be included in exactly one group.
. Set-up of a component feeder consists of loading and unloading into the machine. . Mechanical set-ups (i.e. changing the dimension of the machine's table or changing the width of the conveyor carrying the PCBs to the machine) while producing PCBs in the same production group are not required. If a group includes different sized PCBs, they are produced by 'panelling', a method in which several PCBs are assembled as a single standard sized panel that is later cut to the correct dimensions. . PCB transfer times into and out of the machine are negligible. . Refilling components in the machines during assembly is not considered, since the quantity of each component required is independent of the scheduling method used. . Number of lanes required by all feeders is larger than the machine capacity.
The PCB grouping problem is not new in the sense that many researchers have studied similar or the same problems. Previous studies have focused on the timeconsuming set-up operation to reduce cost and increase the throughput of small-lot PCB assembly. For example, Carmon et al. (1989) introduced group set-up (GSU) method to reduce set-up time in the assembly of PCBs. They proposed an algorithm based on the generalized group technology (GT) concept (Kusiak 1987) . In a subsequent paper (Maimon et al. 1993) , they compared two scheduling methods: GSU and sequence dependent set-up (SDS). Hashiba and Chang (1991) and Maimon and Shtub (1991) proposed other approaches based on group technology. Hashiba and Chang decomposed the problem into three parts. They then presented separate heuristics for each subproblem. Maimon and Shtub combined SDS and GSU methods and gave a mixed-integer non-linear programming model for the problem. Shtub and Maimon (1992) examined the use of similarity measures for grouping PCBs. Using Jaccard's similarity coefficients (Sokal and Sneath 1963) , they provided a general framework for developing a construction type heuristic. Luzzato and Perona (1993) also proposed a heuristic based on the group technology concept to assign PCBs to a number of machines so that set-up times were minimized and workloads balanced.
Contrary to the previous research based on heuristic algorithms, we try to solve the integer-programming formulation of the problem by the column generation approach. Our approach decomposes the original problem into a master problem and a column-generation subproblem. Starting with a few columns in the master problem, we generate new columns successively by solving the subproblem optimally. The process of adding columns is repeated until no more profitable column can be found. Since Gilmore and Gomory (1961) used this approach to solve the cutting-stock problem, it has been used for various optimization problems (Ryan 1669 Integer programming approach to the PCB grouping problem and Foster 1981, Johnson et al. 1993 , Vance et al. 1994 . To solve the subproblem optimally, we use the branch-and-cut approach, which is a generalization of the branch-and-bound method using linear programming (LP) relaxations. For general expositions on the procedure, see Nemhauser and Wolsey (1988) .
The paper is organized as follows. Section 2 formulates the PCB grouping problem as two integer LP problems. Section 3 proposes a branch-and-cut algorithm to solve the column generation problem. Section 4 provides the overall solution approach to solve the PCB grouping problem. Section 5 summarizes our computational experiences with the proposed algorithm for some real-world problems and some randomly generated problems. Finally, concluding remarks are given in section 6.
Mathematical formulations
This section presents two formulations for the PCB grouping problem. We first introduce a standard formulation of the PCB grouping problem that can be directly obtained from the definition of the problem. Then, we propose a disaggregated formulation with the variables denoting the grouping of PCBs to overcome some pitfalls of the first formulation.
Integer-programming formulation
To formulate the PCB grouping problem, the following notation is used: Notation F set of component feeders, J set of PCB types, K set of possible PCB groups, f set-up cost for feeder f, f 2 F, j set-up cost for PCB type j, j 2 J, B machine capacity (number of lanes in the machine), S f number of lanes occupied by feeder f, f 2 F, N j set of feeders required by PCB type j, j 2 J.
In the notation, j is the set-up cost associated with producing a batch of PCBs of type j. This cost will be incurred for the group in which PCB j is included. Similarly, the feeder cost f will be incurred for each group in which feeder f is included. It is assumed that the costs f and j are strictly positive. The decision variables are defined as follows.
Note that if feeder f is in the group k, it can be used in the production of any PCB that needs feeder f. Now, an integer-programming formulation for the PCB grouping problem is given as follows:
The objective function (1) means the sum of the set-up costs for feeders and PCBs. Note that the set-up cost for a feeder may be incurred more than once if the feeder is needed in more than one group. Constraints (2) state that each feeder-PCB combination is assigned to exactly one group. A feeder may be assigned to more than one group. Constraints (3) and (4) state that if feeder f required by PCB j is included in group k, then feeder f and PCB j must be assigned to group k, respectively. Constraints (5) are the capacity constraints for the lanes occupied by feeders for each group. Constraints (6) state that each PCB must be included in exactly one group. Constraints (7-9) are the integrality constraints on the decision variables.
We give a few remarks on formulation (P). We need to define Z fjk variables as above if we do not have constraints (6). For example, Daskin et al. (1997) proposed a similar formulation as above using Z fjk variables. But, if we include constraints (6) as in formulation (P), the variables Z fjk are not necessary any more because each PCB must be contained in exactly one group and for group k which contains PCB j, feeders required by PCB j must be included in group k. In this case, we may represent the situation as X fk ! Y jk for all f 2 N j and j 2 J. In addition, in the objective function (1), the term AE j2J AE k2K j Y jk can be removed because AE j2J AE k2K j Y jk has always the same value regardless of any PCB grouping. Thus, (P) can be simplified as follows:
1671 Integer programming approach to the PCB grouping problem (P1) is a formulation that explicitly represents the PCB grouping problem. Note that the LP relaxation of (P1) can be solved easily. However, (P1) has symmetric structure. Given a feasible solution to (P1), we can obtain a different solution with the same objective value by assigning a different group number to the sets of PCBs and feeders contained in the same group. It implies that there exist |K| ! different solutions to (P1), which are actually the same solution. This symmetric structure causes branch-and-bound procedure to perform poorly because the problem barely changes after branching. In addition to the symmetric structure of the formulation, the bound on optimal objective value of (P1) provided by the LP relaxation of (P1) can be very weak. Thus, we present an alternative formulation to solve the PCB grouping problem efficiently.
Alternative formulation using the grouping variables
We present an alternative formulation for the PCB grouping problem to overcome pitfalls of the formulation (P1). The basic idea is to decompose the PCB grouping problem into a master problem and a subproblem. The master problem is constructed by a set of columns that indicate possible grouping configurations and the subproblem regards how to find columns (when necessary) in the master problem.
First, to formulate the master problem, we define G as the set of all possible PCB grouping configurations and W(g) as the set of indices of feeders required by a PCB group configuration g 2 G. In addition, we let p jg ¼ 1 if PCB j is included in grouping configuration g, 0 otherwise. Note that a grouping g 2 G must satisfy the inequality AE f 2WðgÞ s f B. We define decision variables as follows:
Now, the PCB grouping problem can be formulated as follows:
where c g ¼ P f 2W ðgÞ f : The objective function (10) means the sum of costs of PCB-grouping configurations selected. Constraints (11) ensure that each PCB is included in exactly one group. In the objective function (10), c g is the sum of set-up costs of feeders necessary to assemble PCBs included in configuration g.
The problem (MP) has no symmetric structure. But it has exponentially many columns as the number of PCBs and feeders becomes large. However, we can solve the LP relaxation of (MP) efficiently by using the column generation technique. Let (RMP) be the LP relaxation of (MP), i.e. the problem obtained after dropping the integrality requirements (12) on l g . Now, it is assumed that a subset G 0 & G of grouping configuration is given. We obtain the restricted linear programme (RMP 0 ) by replacing G with G 0 in (RMP). The optimal solution to (RMP 0 )
is suboptimal to (RMP). Let j be the dual variable associated with j-th constraint in (11). Because c g ¼ AE f 2W ðgÞ f , the reduced cost of column g, denoted by " c c g , is:
Let * be an optimal dual solution returned by the simplex method after we solve (RMP 0 ). Then, the current optimal solution to (RMP 0 ) is also optimal to (RMP) if AE f 2WðgÞ f À AE j2J p jg Ã j ! 0, for all g 2 GnG 0 . Therefore, the optimality condition for (RMP) is:
By condition (13), if we can find a grouping configuration g 2 GnG 0 such that AE j2J p jg Ã j À AE f 2WðgÞ f > 0, the corresponding variable l g can be an entering nonbasic variable for the current basis. Therefore, the corresponding column can be added to (RMP 0 ) and (RMP 0 ) is reoptimized. If we can verify that AE j2J p jg Ã j À AE f 2WðgÞ f 0 for all g 2 GnG 0 , the current optimal solution to (RMP 0 ) is also optimal to (RMP). Therefore, we can solve (RMP) to optimality by generating columns that violate the optimality condition (13) continuously until no more columns are generated. We can start the procedure only with a few initial columns. Now, we introduce the formulation of the column generation problem to generate a column to enter the basis. To formulate the column generation problem, we introduce variables x f and y j , which indicate whether or not feeder f and PCB j are included in the group, respectively. If PCB j is included in the group (y j ¼ 1), then corresponding feeders should be included in the group (x f ¼ 1 for f 2 N j ). In addition, the number of lanes occupied by all feeders included in the group should not exceed the capacity. Then, the column generation problem can be formulated as follows:
s:t:
y j 2 f0, 1g, for all j 2 J x f 2 f0, 1g, for all f 2 F Constraints (15) imply that if PCB j is included in the group, all feeders needed to assemble the PCB must also be included in the group. Constraint (16) is related to the machine capacity. Note that (SP) is the precedence constrained knapsack problem (Boyd 1993, Park and . Generally, the problem is known to be NP-hard (Boyd 1993) . (SP) is also NP-hard even though this problem has a special structure . In the following, we present solution procedures to solve (SP).
Subproblem optimization
To solve (SP) optimally, we propose a branch-and-cut procedure similar to the branch-and-bound procedure except that we solve the problem at each node of 1673 Integer programming approach to the PCB grouping problem the enumeration tree by using the strong cutting planes. These strong cutting planes may reduce the number of nodes to be examined in the branch-and-bound tree, and consequently may save the computational time to solve (SP) (Padberg and Rinaldi 1992) .
Valid inequalities
The problem (SP) is a generalization of the knapsack problem obtained by imposing a partial order on the items, which are associated with feeders and PCBs. It is said to be a precedence constraint from item f to item j if item j can be included in the knapsack only if item f is included. That is, if
For a given instance of (SP), we can define the associated precedence graph D ¼ (V, A) , where the set V of nodes is the union of the set F and the set J, i.e. V ¼ F [ J, and the set A of arcs represents the precedence relationship between nodes in V. Note that ðf , jÞ 2 A if and only if f 2 N j . For ðf , jÞ 2 A, node f is called the predecessor of node j and node j is called the successor of node f. Note that the graph D ¼ (V, A) is a directed bipartite graph.
A pair of nodes k 1 2 V and k 2 2 V is called incomparable if both ðk 1 , k 2 Þ = 2 A and ðk 2 , k 1 Þ = 2 A. A set C V is called incomparable if the elements in C are pairwise incomparable. Note that the sets F and J, both are incomparable. Figure 2 gives an example of a precedence graph.
Suppose that an instance of (SP) and the associated graph D are given. From the well-known results on the polyhedral structure of the knapsack polytope, a subset C F is called a cover if AE f 2C s f > B (Nemhauser and Wolsey 1988) . And the associated inequality AE f 2C x f C j j À 1 is called a cover inequality. A cover is called a minimal cover if no proper subset of it is a cover. If C is a minimal cover, then the cover inequality AE f 2C x f C j j À 1 is valid for the knapsack polytope. However, when there exists precedence constraints between variables as our application, the following modification is more useful. We use the following notation throughout the remainder of this paper: . C is incomparable.
for all j 2 C. In words, a minimal induced cover is a set of incomparable items (PCBs) with the property that the set of feeders needed to produce the PCBs does not satisfy the machine capacity constraint, while the needed feeders for any proper subset of the cover satisfy the capacity constraint. Definition 1 follows the work of Park and Park (1997) .
By a direct consequence of Definition 1, it can be easily shown that for a MIC C J, the following inequality is valid for the convex hull of feasible solutions to (SP). We refer to this inequality as the MIC inequality:
With the MIC inequality, we can get stronger cutting planes by lifting the variables in F and J\C. Lifting is a systematic procedure to obtain valid inequalities for a polyhedron from valid inequalities for lower dimensional polyhedron. For details of the general lifting procedure, see Nemhauser and Wolsey (1988) .
Assume that a MIC C J is given. In general, lifting is dependent on the order of the variables lifted. To lift a MIC inequality, we first lift the variables in
, and finally those in J \ C. The rationale for the order of lifting, individual lifting procedures and theoretical background appear in Park and Park (1997) .
Separation
Now, we give a formulation of the separation problem to find a violated minimal induced cover and a heuristic algorithm to solve the problem. Given a fractional solution (x*, y*) to the LP relaxation of (SP), the problem is to find a MIC inequality violated by (x*, y*), i.e. we want to find a MIC C that satisfies:
Inequality (17) is equivalent to AE j2C ð1 À y Ã j Þ < 1. All values of S f for f 2 F are positive integers. Thus, the separation problem can be formulated as follows:
x f 2 f0, 1g, for all f 2 F z j 2 f0, 1g, for all j 2 J 1675 Integer programming approach to the PCB grouping problem Suppose z ! 1, then the proposed solution satisfies all of the MIC inequalities. Otherwise, the optimal solution to the above problem provides a most violated MIC inequality.
When F j j ¼ B þ 1 and s f ¼ 1 for all f 2 F, (SEP) is restricted to the set covering problem. Thus, (SEP) is NP-hard.
Instead of solving (SEP) to optimality, we use a heuristic to find a violated MIC inequality. The basic idea of the heuristic algorithm is to select an element j 2 J, having large value of y Ã j and many predecessors in D ¼ (V, A), then it is added to C. Then the procedure is repeated, after updating D ¼ (V, A), until the used capacity for feeders exceeds B. Given an associated graph D ¼ (V, A), the heuristic algorithm is described as follows.
3.2.1 HSEP: separation heuristic for finding a MIC Phase 1: Find an induced cover:
Step 0: Initialize:
Step 1: Find a node with the largest weight:
From the graph
if ties occur, select arbitrarily).
Step 2: Update the set C:
Add j* to C, i.e. C C [ fj Ã g.
Step 3: Check feasibility:
If AE ff j f 2N t j , j2Cg s f > B, go to phase 2. Otherwise, go to Step 4.
Step 4: Update graph: Set t t þ 1:
Go to
Step 1:
Phase 2: Select minimal elements in C: Without loss of generality, let the set C be f1, 2, . . . , C j jg.
Branch-and-cut procedure for the subproblem (SP)
Now, we present an overall description of the branch-and-cut procedure to solve (SP). Let (RSP) be the LP relaxation of (SP), i.e. the problem obtained after dropping the integrality requirements on y j and x f in (SP). The branch-and-cut procedure begins by solving (RSP). If the optimal solution to (RSP) is integral, we get an optimal solution to (SP) and the procedure is terminated. If not, an upper bound on the optimal value of (SP) is provided by this solution. Then we proceed to find a minimal induced cover by the separation heuristic HSEP and apply the lifting procedure. If the obtained inequality is violated by the current fractional optimal solution, this inequality is added to (RSP) and we solve (RSP) again. These steps are repeated until no more violated inequalities can be found or an integer solution to (RSP) is found. When we cannot find any more violated inequalities and the optimal solution to (RSP) is still fractional, we start the branch-and-bound step. At each node of the enumeration tree, we apply the same procedure used at node 0. When branching is needed at a node of the enumeration tree, we select a variable among variables y j for j 2 J whose value is closest to 0.5. We do not need to branch on the variable x because if all values of y are integral in an optimal solution to (RSP), then x is also integral. This can be formalized by the following result.
Proposition 1:
If all values of y are integral in an optimal solution to (RSP), then x is also integral.
Proof: Without loss of generality, suppose ðx 1 , . . . , x F j j , y 1 , . . . , y J j j Þ be an optimal solution to (RSP). By the assumption, we can divide J into two distinct subsets J 1 and J 0 as
If the value of x f for f 2 N j is >0 and <1, x f may be decreased to zero without violating constraints because all f 's are strictly positive (see objective function 14). Thus, if x i 6 ¼ 0 and x i 6 ¼ 0 for f 2 N j , this solution is not an optimal solution. g
Suppose that y j is the variable on which we perform branching. Then, we make two new nodes in the enumeration tree, one with y j 0, the other with y j 1. Instead of adding those constraints explicitly to (RSP), we redefine the upper and lower bound of the variable. We use the best-bound rule (Nemhauser and Wolsey 1988) for node selection in the branch-and-bound procedure.
Overview of the algorithm for (MP)
This section gives a brief and overall explanation of our algorithm. First, we consider the overall procedure to solve (MP). Then, we consider the construction of initial columns needed to start the column-generation procedure to solve the LP relaxation of (MP). Finally, we consider a possible branching strategy to find an integer optimal solution for (MP).
Overall procedure to solve (MP)
It is assumed that a subset G 0 & G, which is the set of initial columns, is given. After we solve (RMP 0 ), which is the linear programming problem obtained by replacing G with G 0 in (RMP), we get optimal dual values j , for all j 2 J, corresponding to rows in constraints (11). Using these values, we solve the (SP). If the optimal objective value >0, we construct a new entering column using the optimal solution to (SP). 1677 
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This column is added to (RMP 0 ), and the procedure is repeated until no columns are generated. If the optimal objective value to (SP) is not >0, no more columns need to be added to (RMP 0 ). When no more columns are generated and if the optimal solution to the current (RMP 0 ) is integral, we get an optimal solution to (MP). If not, we use the branch-and-bound algorithm to the final formulation. Though the proposed algorithm can not guarantee optimal solutions, the proposed algorithm can yield high-quality solutions and tight lower bounds at the same time. However, we can also try to find an integer optimal solution by using the branch-and-price algorithm instead of the branch-and-bound algorithm. A branching strategy compatible to the column generation is proposed in section 4.3.
Construction of initial columns for (MP)
This section presents a procedure to obtain initial columns. Consider two different PCBs j 1 and j 2 such that N j 1 N j 2 . It can be easily shown that at least one optimal solution have PCB j 1 and PCB j 2 in the same group (Daskin et al. 1997) . In this case, we say that the PCB j 2 dominates PCB j 1 . The procedure to find initial columns starts with removing the dominated PCBs from the set of all PCBs. Let J 0 denote the resulting set of PCBs.
The PCB grouping problem is NP-hard, but Daskin et al. (1997) also showed that if each group is constrained to have two or fewer PCBs and no PCB is produced in more than a single group, the problem can be solved in polynomial time using a minimum weighted matching algorithm. Thus, we can construct a set of groups, G 0 , having two or fewer PCBs from J 0 by using the minimum weighted matching algorithm. And then, for each pair of elements g, h 2 G 0 , we define two numbers gh and gh , which indicate similarity and dissimilarity between g and h, as follows.
gh number of feeders used by both group g and group h, gh number of feeders used by either group g only or group h only.
Using the two numbers gh and gh , we define the similarity measure of two groups g and h as sim gh ¼ gh =ð gh þ gh Þ. A pair of groups having the largest value of the similarity measure is merged into one group. After a new group is found, the similarity measures associated with the new group are redefined. This procedure is repeated until no more merged groups can be found. Above discussions to construct initial columns of (MP) are summarized in the following procedure.
Procedure 1: Heuristic algorithm to find initial columns:
Step 1: Remove all dominated PCBs:
Step 2: Construct G 0 , having 2 or fewer PCBs, by using the minimum weighted matching algorithm from J 0 . Define a set R ¼ fðg, hÞ
Step 3: If R ¼ , stop. Otherwise, find a pair of groups ðg Ã , h Ã Þ ¼ arg max g, h ð Þ2R ðsim gh Þ And, let k* be the new group obtained by merging g* and h*.
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Step
Redefine set R and go to Step 3.
Possible branching strategy
The present study has not incorporated the branching scheme in the proposed algorithm for (MP) since the RMP gives either integer optimal solutions or tight lower bounds for many cases in our computational study. However, we can also try to find an integer optimal solution by using the branch-and-price algorithm, which is similar to the branch-and-bound procedure except that we solve the subproblem at each node of the branch-and-bound tree by using the column generation.
When the branch-and-price approach is used, the main difficulty arises in the column generation after some of the variables are fixed at 0. To prevent the generation of columns that were set to 0, a careful branching rule should be used. For the current problem, we can use a branching scheme due to Ryan and Foster (Ryan and Foster 1981, Vance et al. 1994) . The branching scheme consists of partitioning the set of solutions into those in which two specific PCBs lie in different groups, and those in which they lie in the same group.
Setting two specific PCBs h and j lie in different groups is equivalent to setting: X where G(h, j) is the set of groups having PCB h and PCB j.
In this case, we set l g ¼ 0 for all g 2 Gðh, jÞ when solving (RMP) and set y h þ y j 1 when solving (SP). On the other hand, setting two specific PCBs h and j lie in the same group is equivalent to setting: X g2 " G Gðh, jÞ
where " G Gðh, jÞ is the set of groups having either PCB h or PCB j exclusively. In this case, we set l g ¼ 0 for all g 2 " G Gðh, jÞwhen solving (RMP) and set y h ¼ y j when solving (SP).
The proposed branching scheme for (MP) was not implemented in our computational study since the branch-and-bound procedure only gave satisfactory results. However, if any one wants to find the optimal solution, the above-mentioned branching scheme can be used in the full branch-and-price algorithm.
Computational results

Construction of the data set
This section outlines the test results of the proposed algorithm for the four data sets: DATA1, DATA2, DATA3 and DATA4. DATA1 consists of 10 problems presented in previous research. Characteristics of problems in DATA1 are summarized in table 1. Problem A1 is listed in Maimon and Shtub (1991) . Problem A2 is listed in Hashiba and Chang (1991) . Problem A5 is randomly generated by the same method proposed by Daskin et al. (1997) . A3, A4 and A6-10 are randomly generated by the same method proposed by Bhaskar and Narendran (1996) . Compared with our 1679 Integer programming approach to the PCB grouping problem study, Maimon and Shtub (1991) and Bhaskar and Narendran (1996) allowed each type of PCB to be contained in more than one group. However, because of the problem structure, it is more advantageous in terms of cost to include each PCB in one group. Therefore, their results were compared with the results of our algorithm. For all problems A1-10 in DATA1, we set the set-up time of each feeder to be 1 and the number of lanes occupied by each feeder also to be 1 in order to compare the performance of the proposed algorithm with the other algorithms presented in previous studies.
The problems in DATA2, DATA3 and DATA4 are constructed from problems in DATA1 by changing some input parameters. For the problems in DATA2, DATA3 and DATA4, we generated the set-up cost of each feeder, the number of lanes occupied by each feeder and the machine capacity randomly. For all problems in DATA2, DATA3 and DATA4, the set-up cost of each feeder and the number of stages occupied by each feeder were randomly generated from a discrete uniform [1, 10] and [1, 4] , respectively. The machine capacity was generated as follows. For each problem, we found the number of lanes, denoted by l j ð Þ, necessary to allocate all feeders for PCB j. We then multiplied a real number r by the maximum number among l ðjÞ for all j 2 J. We used r ¼ 1.1, 1.3 and 1.5 for the problems in DATA2, DATA3 and DATA4, respectively. Note that as r becomes large, the machine capacity becomes large. This makes the problem more complicated.
We used the CPLEX 4.0 callable library as the LP solution routine and the other routines for adding inequalities and changing bounds of variables. The test problems were solved on Pentium III (500-MHz) computer.
Performance of the column-generation approach
The results for 10 problems in DATA1 are summarized in table 1. The heading 'No grouping' refers to the set-up times (s) obtained by the simple procedure that performs the mounting operations on each PCB serially without PCB grouping. The heading 'Previous' refers to the set-up times (s) obtained by the algorithm from the Hashiba and Chang (1991) , c Daskin et al. (1997) , d Bhaskar and Narendran(1996) . sources mentioned in table 1. The heading 'Proposed' refers to the set-up times (s) obtained by the proposed algorithm given in the study. The headings 'PC', 'FC' and 'TC' in parentheses refer to the sum of PCB set-up cost, the sum of feeder set-up cost, and the sum of both PCB set-up cost and feeder set-up cost, respectively. Table 1 shows that the proposed column generation algorithm outperforms other PCB grouping algorithms proposed in previous research for all problems. Tables 2-5 summarize the test results to evaluate the proposed approach. The headings 'IP' and 'LP' refer to the best objective values of (MP) found by the algorithm and the optimal objective value of the LP relaxation of (MP), respectively. The heading 'GAP' refers to the relative ratio of the optimal objective value of the LP relaxation of (MP) to the best objective value of (MP) found by the algorithm, i.e. [(best objective value of (MP) -optimal objective value of LP relaxation)/best objective value of (MP)] Â 100. The heading 'Number of B&B nodes' refers to the number of nodes generated in the branch-and-bound procedures. The headings 'Initial columns' and 'Additional columns' refer to the number of initial columns of master problem and the number of columns generated by the column generation problem (SP). Finally, the heading 'Solution time (s)' refers to the execution times needed to solve the problems. Table 2 shows that we get the optimal solution at node 0 without branch-and-bound phase in six of 10 problems. An optimal solution was also found for one problem (problem 5) in the branch-and-bound phase. Moreover, the solutions are obtained within a reasonable time.
Tables 3-5 summarize the test results for the problems in DATA2, DATA3 and DATA4. We found optimal solutions for 18 of 30 problems.
Conclusions
This paper considered a PCB grouping problem to minimize the set-up time of component feeders. This problem is not new in the sense that many researchers have studied similar or the same problems (Hashiba and Chang 1991 , Maimon et al. 1993 , Daskin et al. 1997 . Contrary to previous research, an integer-programming approach was used to solve the PCB grouping problem. In this approach, the original problem was decomposed into a master problem and a column-generation subproblem. Starting with a few columns in the master problem, new columns were generated successively by solving the subproblem optimally.
To solve the subproblem, the branch-and-cut approach was used. To solve the master problem, the branch-and-bound algorithm was used. The test results for a number of real-world problems and randomly generated problems show that the approach performs very well compared with other previous approaches in terms of solution quality. In terms of computing time, the approach may need more computation time than previous solution approaches, which are heuristic based. However, this application is not very sensitive to computation time since the grouping of PCBs is planned well ahead of actual production, and the computational results show that most of the problems can be solved within a reasonable time.
